**EE 2000 Logic Circuit Design  
Semester A 2021/22**

Tutorial 4

1. (i) Draw the truth table for a half adder.  
   (ii) Design a half adder using NOR gates only.


Ans:   
(i)

(ii)

Express C and S in POS form:

C = XY = [X’ + Y’]’

S = (X+Y)(X’+Y’) = [(X+Y)’ + (X’+Y’)’]’




1. With the following functions, design a circuit with a 3-to-8-line decoder and external gates.

*F*1(*x, y, z*) *= x’y’z’ + xz   
F*2(*x, y, z*) *= xy’z’ + x’z*

Ans:  
*F*1(*x, y, z*) *= x’y’z’ + xz  
 = x’y’z’ + x*(*y + y’*)*z*

*= x’y’z’ + xyz + xy’z  
 =* Σ*m*(0, 5, 7)




1. With the following functions, design a circuit with a 2-to-4-line decoder with enable input and external NAND gates.

*F*1(*x, y*) *=* Σ*m*(0, 3)

*F*2(*x, y*) *=* Σ*m*(1, 2, 3)

Ans:

Then,



1. (i) Complete the truth table of the following circuit given in Fig. 4(a).  
   (ii) Write down the logic expression of the following circuit and simplify as much as possible.  
   (iii) Draw the simplified logic expression obtained in (ii) using 2-input NAND gate(s) only.



Fig. 4(a)

Ans:

1. 
2. (i) Show Boolean expression for the function *f*(*a*,*b*,*c*) of the circuit shown in Fig. 5(a).  
   (ii) Simpify your answer in (i) by K-Map.



Fig. 5 (a)

Ans:



By K-map, then

